A straightforward hardware implementation of Trivium would use 3488
logic gates and produce one bit per clock cycle. However, because each state bit is not used for at least 64 rounds, 64 state bits can be generated in parallel at a slightly greater hardware cost of 5504 gates. Different tradeoffs between speed and area are also possible. The same property allows an efficient bitslice implementation in software; performance testing by
eSTREAM give bulk encryption speeds of around 4
cycles/byte on some
x86 platforms, which compares well to the 19 cycles/byte of the
AES reference implementation on the same platform. ==Security==